

High Speed SLVS Transmitter and Receiver

Saturday, 10 October 2015 10:30 (15)

Design of SLVS chip-to-chip communication transmitter/receiver IP block in 180 nm UMC MMRF CMOS process is presented. This block has been developed for study a data transmission over PCBs and/or electrical cables (lines) of few meters length at rates up to 320 Mb/s. Schematic for on-chip testing is also presented. This blocks is used for communication between front-end ASICs and DAQ system.

Presentation type

Section talk (10+5 min)

Primary author(s) : Mr. BULBAKOV, Ivan (NRNU MEPhI)

Co-author(s) : Mr. VORONIN, Alexander (SINP MSU/NRNU MEPhI); Dr. ATKIN, Eduard (National Research Nuclear University MEPhI)

Presenter(s) : Mr. BULBAKOV, Ivan (NRNU MEPhI)

Session Classification : Methods of experimental physics - parallel V

Track Classification : Methods of experimental physics