Contribution ID : 176

A Low jitter All - Digital Phase - Locked Loop in 180 nm CMOS technology

Saturday, 10 October 2015 09:30 (30)

Abstract — An all-digital phase-locked loop (ADPLL) was implemented in 180 nm CMOS technology. The proposed ADPLL uses a novel digitally controlled oscillator to achieve 1 ps resolution. The pure digital phase locked loop is attractive because it is less sensitive to noise and operating conditions than its analog counterpart. The proposed ADPLL can be easily ported to different process as a soft IP block, making it very suitable for system-on-chip applications.

Presentation type

Poster

Primary author(s) : Mr. SHUMKIN, Oleg (National Research Nuclear University MEPhI (Moscow Engineering Physics Institute))

Co-author(s): Mr. NORMANOV, Dmitry (NRNU Mephi); Mr. IVANOV, Pavel (NRNU MEPhI); Mr. BUTUZOV, Vladimir (National Research Nuclear University MEPhI (Moscow Engineering Physics Institute))

Presenter(s): Mr. SHUMKIN, Oleg (National Research Nuclear University MEPhI (Moscow Engineering Physics Institute))

Session Classification : Poster session V

Track Classification : Methods of experimental physics