

# Architecture of the multichannel data-driven ASIC

*Saturday, 10 October 2015 09:30 (30)*

The development architecture of a multichannel data-driven ASIC is presented. It provides the selection of useful events at an early stage of reading out detector signals. The architecture is based on fast cross-point switches of analog signals, followed by their digitization by a limited set of ADCs and high-speed output data serialization. Such approach reduces the number of subsequent ADCs as well as digital processing channels. That leads to lower power consumption and chip area. The results of a prototype ASIC development, based on this architecture and intended for the CBM experiment at FAIR, are given.

## Presentation type

Poster

**Primary author(s)** : Mr. NORMANOV, Dmitry (NRNU Mephi)

**Co-author(s)** : Dr. ATKIN, Eduard (National Research Nuclear University MEPhI)

**Presenter(s)** : Mr. NORMANOV, Dmitry (NRNU Mephi)

**Session Classification** : Poster session V

**Track Classification** : Methods of experimental physics