

ASIC DESIGN FOR PARTICLE PHYSICS AND ASTROPHYSICS

Eduard ATKIN dep. of Electronics & ASIC Lab e-mail: <u>evatkin@mephi.ru</u> tel. +7(499) 324-25-97

International Conference on Particle Physics and Astrophysics (ICPPA-2015), 5-10 Oct 2015, Moscow

Abstract

- ASICs are one of the key complex technologies available to detector designers
- ASICs are essential for integration scale, low power dissipation, high speed capability, radiation tolerance
- For future experiments in the intensity, cosmic, and energy frontiers ASICs should provide new level of functionality at a new set of constraints and trade-offs, like low-noise high-dynamic range amplification and pulse shaping, high-speed waveform sampling, low power digitization, fast digital data processing, serialization and data transmission
- All chips should allow minute almost 3D assemblies
- The talk presents overview of the state of the art and trends in nowadays chip design, basing partially our ASIC lab experience.

ICPPA-2015, 5-10 Oct 2015, Moscow

Plan

- Trends in integrated circuit development
- Experience in establishing the ASIC design center
- Design center infrastructure
- Chip prototyping
- Design route and its main stages
- Example projects
- Conclusions

Trend:
$$N(x) = A^* exp(t/\tau) \tau \sim 18$$
 months



Cost per transistor



Intel 14 nm Continues to Deliver Lower Cost per Transistor

(intel)

Up-to-date world-wide technologies



Technology variety



K.Roy, B.Jung, A.Raghunathan, Integrated systems in the more-than-Moore Era: Designing low-cost energy efficient systems using heterogeneous components/ 23rd International Conference on VLSI Design, 2010

What is after More Moore?

CMOS technology has followed Moore's Law for 50 years, shrinking devices and interconnect to smaller and smaller dimensions, with many technological tricks and challenges to achieve this in the transistors, the lithography and the metallization 22 nm 3-D Tri-Gate Transistor

Traditional Planar Transistor 22 nm Tri-Gate Transistor High-k Dielectric ource Oxide Oxide





In 2011 Intel made a significant innovation of the first 22nm 3-D tri-gate silicon transistors. Instead of a thinner dielectric, transistors were redesigned with wider dielectric layers that surround a fin shape. This improves the control of electric field, reduce current densities and leakage, and diminish process variations

More than Moore

Functional diversification*:

Incorporation into devices of functionalities that do not necessarily scale according to "Moore's Law", but provide additional value in different ways

The approach allows for the non-digital functionalities to migrate from the system boardlevel into the package (SiP) or onto the chip (SoC)

* "More-than-Moore" White Paper, http://www.itrs.net/ITRS%201999-2014%20Mtgs,%20Presentations%20&%20Links /2010ITRS/IRC-ITRS-MtM-v2%203.pdf



More than Moore

- FinFet
- Fully Depleted SOI
- Through-silicon via
- Wafer-to-wafer stacking
- Truly 3D monolithic CMOS
- New materials (III-IV, Ge, GaN, SiC, etc.)
- New phenomena: non kT/q controlled thresholds slopes



More than Moore





Each strip corresponds to a separate ASIC project No correlation between the number of prototype cycles and the number of ASICs needed A. Marchioro, "Can HEP Afford Private MPW Runs in the Future?", Proc. 5th international meeting on Front End Electronics for High Energy, Nuclear, Medical, and Space Applications, Snowmass Village, Colorado, June 2003

Number of ASICs needed



A. Marchioro / CERN

ASIC development trends

- The increasing quantity of elements at a simultaneous increase in their complexity and density. Moore law is still valid → Increase in integration scale
- Digital signal processing part more and more replaces analog one (250nm \rightarrow 10 Kgates/mm² ... 28 nm \rightarrow 3900 Kgates/mm²)
- Design cost is increased comparing to manufacture one
- Design timeline and number of prototype cycles (respins) are reduced
- For the majority of projects the minimum set of ASICs is to be developed in a one well verified process (LHC → IBM 130 nm, SLHC → TSMC 130&65 nm, FAIR → UMC 0.18 µm) → Standardization

ASIC development trends (2)

- ASIC adaptation for other projects as criterion of economic efficiency

 Universalization For ex., CBM STS & MUCH should be served by the same ASIC, having changeable front-end (preamp-shaper)
- Functionality increase at a limited power consumption budget
- Increase in demand for a high technology (expensive) product. The accent at design is done at system (architectural) questions → SOCs (systems on a chip) dictate a mixed-signal character of design flow
- The demanded number of ASIC wafers is small and can't interest a manufacturer (10⁶ channels at ~100 chs/chip and ~1000 chips/wafer → ~10 wafers only)

ASIC development trends (3)

- Design is based on the usage of constantly modernized:
- 1)Computer Aided Design (CAD) systems (Cadence, Mentor Graphics, Synopsys, Agilent),
- 2)technological libraries or **Design Kits** (elements, standard digital and IP blocks), including
- 3) design **rules** of manufacturer, the quantity of which quickly grows for advanced technologies (> 2000 for 22 nm)



- Necessity of a fast and actually continuous retraining of experts
- Close integration of the design centers for both chip and system (hardware) level

Technology choice for FAIR

- Use technologies more and more advanced (with life time till 2020), but well characterized for design tools and having a reasonable cost → UMC MMRF CMOS 0.18 µm main technology for FAIR (choice of 2005)
- Extremely compressed timeline for each cycle of custom design (4-6 months) and the presence of the necessary updated CAD tools at all levels of design
- Skilled staff of preferably young engineers (till 2020)
- Start-to-finish (system level) design is necessary: Structural and behavioral modeling → Design of IP blocks at transistor level and that of systems at high-level language → Layout → Verification (ERC, DRC, LVS, PE, PS) → GDSII

Radiation environment is not friendly



Trends for radiation-hardened ICs

- Improvement of radiation hardness against total dose effects for new commercial CMOS processes. At the same time there is a wide spread of parameters among various manufacturers and no guarantee of long-term stability
- Radiation-hardness processes
 lag behind commercial ones
 for 5-7 years (more than three
 generations according to Moore)
- Radiation hardening of modern ASICs is provided by a wider usage of commercial and a refinement of different methods and means, used at early design stages (rad-hard by design)



R. Lacoe, Improving Integrated Circuit Performance Through the Application of Hardness-by-Design Methodology IEEE Transaction on Nuclear science, v. 55, N4, 2008, p.1903-1925

Trends for rad-hardened ICs (2)

- Rad-hard technologies are not economically efficient. For them there exists only a small volume of orders
- Designer experience allows to carry out only a correct choice of the manufacturer, who can provide specific target requirements
- Active investigation of radiation effects for new bulk CMOS technologies and their compiling into the standard of design rules and CAD tools (Calibre, Assura, QRC, etc.) both at element and behavioral levels

Short summary on rad-hard ASICs

- A number of rad-hard applications will demand the design of rad-hard components and their manufacture in a radiation hardened technology to meet rigid requirements. The part of such ASICs will be decreased each year
- Continuous improvement of very complex rad-hard systems will critically depend on the introduction of commercialized microelectronic innovations in these systems
- Raising the limiting complexity of these systems to the level, reached in commercial technologies, will demand a shift of many projects in the direction of creating radiation-tolerant components, using traditional commercial technologies, applying the methods of maintaining an acceptable radiation hardness

Actual task – analytical comparison of technologies by the radiation hardness:

- 1) Industrial (commercial) CMOS technology with use of methods "rad-hard-by-design"
- 2) Rad-hardened technology, according to the Moore law, lags more than 3 generations behind the commercial CMOS one

Thus, the practical dilemma is: **What is better**

either a rad-hard 350 nm process (for example, silicon-on-isolator)

or

a bulk CMOS 130 (90) nm process?

Traditional methods for radiation hardening

 Circuital (reservation, redundancy, coding, adaptive biasing and & so on)

Layout (guard rings, ring transistors, and so on)

 Technological (low volume CMOS, SOI, trench isolation, & so on). The required rad-hardness level is provided by a semiconductor structure choice and use of the special technological processes

Rad-hard by design concept

- Refinement of traditional non- rad hard libraries for CAD
- Elaboration of additional design rules, improving radhardness at the following 3 levels of design:
 - 1) Transistor level
 - 2) Level of cells, gates and IP blocks
 - 3) System level
- Creation of calibrated test structures and expansion of the scaled element libraries
- Monitoring and statistical analysis of the ASIC rad-hard stability, provided at manufacture
- Rad-hard tests of chips at both passive and active work modes

Backgrounds for an ASIC design center in MEPhI

- 1) Now MEPhI is the National Research Nuclear University NRNU MEPhl
- 2) The **experience** on chip design in joint research projects with leading **RF enterprises**
- 3) Full membership (A47530) in **Europractice** since 2003
- 4) Participation in a number of International physical experiments (incl. ATLAS, ALICE in CERN and CBM at FAIR)
- 5) Starting from 1996 MEPhI has direct licensed agreements with Cadence, Mentor Graphics, Synopsys, Agilent

Prof. Dr. Pe	eter Senger
ht. 5 Schedureitraung est haten 11 til 8 20400 Server Prof. Dr. B.Onykly Bantor of Moscow Engineering Physics	Planckstraße 1 D-64291 Darmstadt Telefon (06159) 71-0 Durchwalt 71-2652 Telefax (06159) 71-2785 E-Mail: p.senger@gsl.de
Institute (State University)	
Kashirskoe shosse, 31	
115409, Moscow, Russia	
	Darmstadt, 23. März 2005
Dear Professor Onykiy,	
With this letter we inform you, that the (2005 considered the "Application for Member ector, Prof. B. Bogdanovich. The Board dec Vember of the International Collaboration on CBM experiment. I express my hope, that the participation Collaboration will be successful and fruitful.	CBM Collaboration Board of March 10, archip" of your university, signed by Vice- ided to include your university as a the Compressed Baryonic Matter n of your university in the CBM

cadence

rare package including / Программные средства включают Training and methodology setup Applicability consulting for 5 days

(онсультации по применению в течение 5 дней;

UNIVE	RSITY SOFTWARE LICENSE AND ENANCE AGREEMENT	СОГЛАШЕНИЕ О ЛИП СОПРОВОЖДЕНИИ П ОБЕСПЕЧЕНИЯ	ЕНЗИРОВАНИ РОГРАММНОГО
Agreem	ent No.:USLMA/MEP/0908	Номер Соглашения:USL	MA/MEP/0908
Date of	Agreement: 22th September 2008	Дата Соглашения: 22 се	нтября 2008
Тепп о Срок И	For Educational Use / Для учебного исполи f Use: Subject to clause 5(f) the Term of Use shall — 30th September 2010, спользования: Согласно пункту 5(f) Срок Испо	ызования be from 1-st October 2008 льзования: с 1-го октября	
÷	2008 г. по 30-е сентября 2010 г		
N	Description /	Qty /	Product/
	Описание	Кал-во	Продукт
1	Incisive Enterprise Simulator	20	29651
2	Virtuoso(R) Schematic Editor XL	20	95115
3	Virtuoso(R) Analog Design Environment - GXL	17	95220
4	Virtuoso(R) Multi-mode Simulation	15	90002
5	Virtuoso(R) Layout Suite GXL	17	95321
0	Virtuoso(R) Analog ElectronStorm Option	10	34580
-	Virtuoso(R) Analog VoitageStorm Option	10	34570
8	Assura(TM) Design Rule Checker	20	72110
9	Assura(TM) Layout Vs. Schematic Verifier	20	72120
10	Virtuoso QRC Extraction - XL	20	QRCX300
11	SOC Encounter - XL (aka Cadence (R) SOC Encour	nter - GPS) 15	FE200GPS
12	Encounter Conformal Low Power - XL	10	CFM500
13	Encounter Conformal Constraint Designer - XL	10	CFM420
14	Encounter(R) Test Architect - XL	10	ETOOS
15	Encounter(R) True-time Test - XL	10	E1006
16	VoltageStorm PE	10	VSPE
17	Dynamic Gate Option to VoltageStorm PE	10	VSDG
18	VoltageStorm (transistor)	10	VST1
19	Allegro(R) PCB Design HDL - XL	10	PX3700
20	AMS 6 1 Methodology Kit	1	

Moteow Engineering Physics Institute Kashinoke sh 31 [14999 Mascow	INSTRUMENTATION DEPARTMENT MICRORIECTRONICS SUPPORT CINTRE Rutherford Appleton Laboratory Chilten. Didate Valoritative Switchborni L-44 (0) 1233 #21900 Switchborni L-44 (0) 1233 #237 for 4-44 (0) 1233 44554 Helphone 4-44 (0) 1233 44554 for 4-44 (0) 1233 44554 Helphone 4-44 (0) 1233 44554 for 4-44 (0) 1233 44554 Helphone 4-54 (0) 1233 44554 for 4-44 (0) 1233 44554 helphone 4-54 (0) 1234 4454
Russia Date As Postmark	
Dear Colleague	 1 AST
EUROPRACTICE FULL IC SERVICE SUBSCRIPTION	N
Thank you for the interest that you have shown in EUROPR.	ACTICE.
Your Full IC Service Membership application has been app	roved and your EUROPRACTICE number is:
A47530	
Please ensure that this number is quoted on all corresponden	ce.
If you need any assistance on issues relating to the EUROPS hesitate to contact us. We look forward to working with you	ACTICE Software Service, please do not a in the future.
Yours faithfully	
Lole	
Laura M Cherry EUROPRACTICE Software Service	
Encl Current Version CD Rom Design Kit Librar Subscription Invoice & Information Sheet (i	y anless being invoiced with Software Order)





Europractice

offers at a reasonable price:

- licensed CADs of world leaders
- access to design rules and technological libraries (design kits) for a number of nanometer and submicron (40 nm ... 0.8 μm) processes, including SiGe, SOI, A₃B₅









austriamicrosystems







access to microsystem and MEMS technologies

tronics



provides an inexpensive (**360...7900 Euro/sq.mm**) prototyping of ASICs via advanced processes (down to **40 nm** CMOS) using the

so called multiproject approach, when the wafer cost is shared among projects of many customers

since 2013 Europractice provides **discounted pricing** for Russia as well as EU



ASIC Multi-Project Wafer Schedule 205

	1 million	Fahrung	Handh	Arrest		base	Laboration of the second	August 1	Contractor	Ontohan	Managhar	Describer	 Low-cost peotolyping service on regular Multi-Project Waler (MPW) runs Low-cost, Fow-volume service (up to millions of devices)
-	January	February	March	April	May	June	July	August	September	October	November	December	* A wide runge of IC+technologies, down to sitem (CMOS, SIGe, SIGeC) * Low-volume price estimation service
Sun		1	1			-					1		Design and electrical rule checking on every submitted design Packaging service offering a wide range of ceramic and plantic packages
Mon		2	2 04 070			1 10				11	2 A \$*		Profetype and volume testing Castomer interface with a single Nanufacturing Center of choice (see below)
Tues		3 4	3			2 400	and the second second	1.000	1 0 2	70	3	10	* Lasy+to-use design orden/hegistration process via WWW * Gell libraries & design kits available.
Wed		4 0 0	40	1 40		3 LO	1		2 00*		4 A00	2 400	AMES OLTU COTINED JANAR & AMES OLTU COTINER JANARARI
Thurs	1	5	5	2		4	2		3	1	5 🖬 🔶	3	ANES a sy CAOS EERKON CyF & CyN ANES a zyy CogyU yN (yN & yN aptional) anly thick top metal
Fri	2	6	6	3	1	5	3		4	2	6	4	AWE o, tu CatW+Lifleo rao V + sM & 3M options AWE o, tu CatW+Lifleo & Lifleo yo V + sM & 3M options
Sat	3	7	7	4	2	6	4	1	5	3	7	5	AMIS a. 354 Ca35 * 13TBoU Ba V 4H * 3H aptional (5H on special request) AMIS a. 354 Ca35 * 13T5a 50 V 4H * 3H optional (5H on special request)
Sun	4	8	8	5	3	7	5	2	6	4	8	6	AMIS 0.354 Ca35 + (gTgd(2) ga V 4M + 3M optional (siti on special seques) AMIS 0.354 Ca35 + (gTsg 3.955 V 4M (sM & sM optional) only thick top metal
Mon	s 🖡			6 🔶	4 4	-	6 .	3	7 📲	5 * A	9 20 *	7	ama a. yyu CMO6 CysByC3 3W/JP/NR/YV10 ama a. yyu CMO6 CysBuC3 4W/JP/NR/YV10
Tues	600	10 4 10 -	10	7	. 1.0		100	000		6	10 / //	· EO	ama a. 334 CMOS C330970 4W/sF/3V K0 ama a. 334 HV CMOS H3384D3 xadV 4W
Wed	7.00	11.0*	11 0 1	8 *	6 4800	10 *	8 400*	5 400	. +	7 00	.46	9.1	ama o, yyy SiGerWCMOS Syy JAWJP ama o, shu CMOS Cali AM/PYMMA/JBWYyY
Thore							-	6 80					erra o. du HV CNOS Heb GN/yp///zp///zp///zp///d///M/ BF SCB15V o.250 SCBC FH75GH28VCDD 2.4V
				9			<i>y</i>						Module 21V
m	y u	-3 V	13	10	•	12	10	-		9	13		HF SCashk europ SiGest PrifmannyeGkt/sseGits sM/MM HF SCashigh europ Complementary SiGest Prifmax (npn)xe/deCHs /
Sat	10	14	14	11	9	13	11	8	12	10	14	12	(pop)ga/coGit sW/WW.
Sun	n	15	15	12	10	14	12	9	13	11	15	13	BP SCryks, o. zyp SGerC PUTmus+ zoo/zooGit: gW/MM BP SCryS SIGerC Bipolar/Analog/CW05 FVFmus+ zyo/yooGit: gW/MM
Mon	12 0 2 7 1	16 🗲	16 104	13 D	11 🚺	15 🛦 🛦	13 100 *	10 🚱 🛕	14 🖬 🗭 🛦	12 🐠	16 4 8 9 11	14	HP SCIGC SIGNE CHOS 196/MIN HP SCIGC: SIGNE Bipolar/Imalog: R/Fmax+ 300/300GH: 3/6/MIN
Tues	13 0 0	700	7	14	12 00	16 🛦	4 7 0	" 7 7	15 7 0	3 1 7	17	15 🚺	## SEos PIC (Photonics, Ge Photo-diade, BEDL) ## BEDL SEos (Mr and Metal Layers Above) = BT+MEMS = LBE = Photonics
Wed	14 × V	18 4 20	18 🐨 👗 🖊	15 0	13 11 4	17 0	15	12 10)	16 3 0	14 # Ø /	15 0	16	HF BDD: SCry (Mr and Metal Layers Above) = LBE + Ca x+FAB Kinetik a.rbu HV NVM CMOS E+FLASH
Thurs	15 🛦	19	19	16	14	18	16	13	17	15	19	17	NoFAB NTakil audip HV SCI CVIDS TSWC audip CVIDSCenteral LOCK, NS an VS RS (Nett Lo at La (Funto / UTH) ackil
Fri	16	20	20	17	15	19	17	14	18	16	20	18	TSWC c.dp CMOS High Volkage Niked-Signal (CVadLD LB/3_3/30/) TSWC c.dp CMOS High Volkage BCD Gen a (LB/V/V/yoV)
Sat	17	21	21	18	16	20	18	15	19	17	21	19	TSMC surgia CMOS General LDCAC, MS or MS 88 (d-linch) TSMC surgia CMOS General LDCAC, MS or MS 88 (d-linch)
Sun	18	22	22	19	17	21	19	16	20	18	22	20	TSWC gamm CHUDS General or LP Logic , WS or MS/RF (or-Inch) TSWC 6ymm CHUDS General or LP MS/RF
Mon	19	23 20 1	23 😫	20070	18	22 0	20 0 70	17 10	21 10	19 0 70	23	21	TSWC upom CWOS General or LP MS/8F TSWC plann CWOS Legik HPL (HKMG)
Tues	20400	100			10.0	22 11 1		1 3 4		10 1 3	2440		TSWC sitem CHOIS Logic LP (SION)
Wed			TARADY		19	3				24	24.	-57	UNC Lide Wired Woods/85
-	T	SARV /	-3 4 4 4 4 4				-90		-3 4400		-> ****	-9 F	WE Lide BLASH Lopic Gil UNC Olda Image Senar (244 = CONV diade
inurs	22	26	26	23	21	25	23	20	24	22	26	24	UNC Claide Image Sensor sPLM = ULTRA claide
m	23	27	27	24	22 0	26	24	21	25	23	27	25	WKC Luga Look: WKC Luga Mithed = Made/26
Sat	24	28	28	25	23	27	25	22	26	24	28	26	WE Lisoft Logic/Wiked-Wade/W
Sun	25		29	26	24	28	26	23	27	25	29	27	UNC Lisch Logic/Wited-Mode/RE + LL Großel Pour DREET as pro Low Power E
Mon	26		30 🛦	27 4 6 B	25 🛕 🚺	29 🛕 🖲	27 🔊	24 21 0	28 ④☆	26	30	28	GOMUFOUNCERS Longe Law Power
Tues	27		31 🗖	28	26 🛕 🕲 🔻	30 7	28	25 🖤	29 4	27	I see a second	29 - 5	MENSERP METALMEMPS
Wed	28			29▲●★▼	27 4 1	17511	29 ▲★▼	26 🛦 it 🔻	30 🖬 🛪 🔻	28 🗚 🕲 🕂 🔻	10 - 10	30 3 3	
Thurs	29			30	28		30	27		29 🗳		31	ePUfabrimer SPhotonics Ramium
Fri	30	in the second second			29		31	28	and the second s	30	Charles -		Grofabelli SPhotonics Panties
Sat	31				30			29		31			
Sun					31			30	4	-			Senaral - MPW runs including miniable conditions (** only miniable runs)
	6				and the second s								Serviced by:
Mon	Lim	ec	🚿 Fraun	hofer				31 4070					E Complete US
	S			115									· recently reas

The EUROPERCENCE IC Manufacturing and Testing Service (ASIC Service) is coordinated by WIE and offere industry and academia a fully supported, low-cost route to ABC design, prototyping and low-volume manufacturing.

SERVICES

http://www.europractice-ic.com/docs/EP_wall_calendar_2015.pdf

EUROPRACTICE

Γ

27

Number of ASIC projects, manufactured via Europractice *



* Europractice annual report 2014, www.europractice-ic.com/docs/Annual_report_2014.pdf

Number of Russian ASIC projects, manufactured via Europractice *

Russia

Novosibirsdk	3
Moscow	3
Moscow	2
Moscow	5
Moscow	5
Moscow	17
Nizhni Novgorod	8
Voronezh	6
St Petersburg	5
Vladimir	1
	Novosibirsdk Moscow Moscow Moscow Moscow Nizhni Novgorod Voronezh St Petersburg Vladimir

MEPHIASIC Lab tasks

The infrastructure is financed since 2013 by a grant given by the Russian Federation Government based on resolution **Nº220**. The head of Lab is V. Samsonov

- Development Russian design center of Application Specific Integrated Circuits with technological nodes of 40-180 nm.
- Design of ASICs for well recognized International and Russian experiments (for ex. CBM, NIKA)
- Development of competence center on chip design. Organizing topical Conferences, Workshops, Master classes.
- Research of new project solutions, test prototyping and small volume production

Infrastructure of the ASIC design center • distributed interdepartmental **1 Gb/s** local Intranet

- clusters of network SUN and Linux workstations in a number of departments
- licensed microelectronics tools for computer aided design – Cadence, Mentor Graphics, Synopsys, Agilen
- computer classes for core students
- technological libraries (Design Kits) starting from 40 nm





Organization of All-Russia Workshops

- AMS Methodology Kit Workshop
 22-24 September 2009
- II Workshop on mixed-signal IC design
 10 14 October 2011
- Youth school on CAD tools for mixed-signal IC design for physical instrumentation
 11 14 September 2012
- IV Methodology Workshop on CAD tools for mixed-signal IC design for physical instrumentation

29-31 October 2013

• V Methodology Workshop on CAD tools for mixed-signal IC design for physical instrumentation <u>8-11 December 2014</u>

Partners:





cādence

2012 event photo





Еженедельная газета научного сообщества

№43 (1273). 25 октября 2013 г.

7







IV Всероссийский научно-методический семинар по средствам проектирования интегральных микросхем для аппаратуры физического эксперимента

29-31 октября 2013 года

Приглашаем вас принять участие в работе семинара.

Семинар организован НИЯУ МИФИ при поддержке Минобрнауки РФ (в рамках мероприятий по Постановлению Правительства РФ №220), американской компании Cadence Design Systems (<u>www.</u> <u>cadence.com</u>) и Центра ФАИР-Россия (ИЦФР, <u>frrc.</u> <u>itep.ru</u>).

Цель семинара - познакомить участников с методологией автоматизированного проектирования смешанных (аналого-цифровых) интегральных микросхем, развиваемой компанией Cadence, и провести практические мастер-классы с целью популяризации микроэлектронных САПР для предприятий высокотехнологичного сектора экономики РФ. Приоритет будет отдан предприятиям ГК "Росатом", осуществляющим крупные проекты, такие как на международных ускорителях ФАИР (г. Дармштадт, Германия) и НИКА (г. Дубна).

Важная часть семинара - тематические лекции приглашенных известных в мире ученых из CERN (Женева), GSI (Дармштадт), AGH (Краков), отражающие последние мировые достижения в области реализации и внедрения сложнофункциональных интегральных микросхем для аппаратуры физического эксперимента.

Более подробная информация представлена на сайте: <u>cad.mephi.ru</u>.

ASIC projects

128-channel prototype ASIC for data-driven read-out of CBM STS

0.18 um CMOS UMC (Taiwan), consumption 2 mW/ch., shaping time 100 ns, structure 128→16/ Chip contains preamplifier, shaper (filter), comparators, cross-point switch, peak detectors, 9-bit ADC and so on

Smart sensor readout ASIC (Rosatom)

0.35 μm SiGe BiCMOS AMS (Austria), temperature range -55...+80 °C, consumption 3 mW. Chip contains instrumentation amplifier, 14-bit ADC, two 14-bit DAC, references, electronic termometer and so on

 32-channel ASIC for "Nucleon" project (Roscosmos)

0.35 µm CMOS AMIS/OnSemi (Belgium), dynamic range 100 pCb, consumption 2 mW/ch., multiplexed (serial) output

 IP blocks for system on chip, controlling a new aircraft engine (Ministry of Education and Science)

0.18 um CMOS UMC (Taiwan), consumption 10 mW/ch., 9-bit ADC









SOME DETAILS OF ASIC PROJECTS



Tests for total dose effects(E=8 MeV; F=10¹¹ e/cm² s; D=0.1; 1; 3 Mrad)1) Threshold voltage shift (~100 mV);2) Leakage currents--- standard (strip-like) nMOS;--- ring transistors



5 design phases for ASIC development

- Phase I: Design of analog and mixed-signal ASICs
- Phase II: Prototyping and test technique development
- Phase III: First tests and prototype characterization
- Phase IV: Qualification of ASICs
- <u>Phase V</u>: Preparation for a batch production and testing automation

1. Route «bottom-to-top» (traditional)

	Design of hierarchy analog and digital blocks at element level	
	Modeling and debugging of hierarchy analog and digital blocks	
	Layout design of hierarchy analog and digital blocks	
	Design of ASIC layout	
	Verification	
$\overline{}$	GDSII	. 7

Feature: the possibility to perform a mixed-signal simulation for analysis of blocks interaction appears only after the all separate blocks being ready





Feature: the usage of mixed-signal simulations at early stage. Due to system synthesis at structure level, it becomes possible to develop fastly the block descriptions at behavioral level – RTL-Verilog, Verilog-A μ Verilog-AMS. The same level of abstraction is available with VHDL

General principles of mixed-signal design

Modern ASICs, as a rule, are **mixed-signal** chips. They surely include both analog and digital parts

Analog part is designed as a custom block, whereas the digital one is described by VHDL or Verilog and then synthesized as a semicustom block, based on standard digital libraries

Now a system simulation at element (transistor) level requires unacceptably a lot of time

Usage of high description languages and software tools for hierarchy design allows to perform simulation with different abstraction level of blocks

Traditional design routes





Routes for mixedsignal design

Usage of high description languages and software tools for hierarchy design allows to perform simulation with different abstraction level of separate blocks

Design aspects, taking into account the requirements on radiation hardness



Example route for a smart pressure sensor readout ASIC

- Verilog description of whole ASIC
- Analog blocks are described as digital modules without functions, but with interface part
- Project compilation in gate level verilog
- For debugging it is necessary to have layout views of both standard library elements and analog blocks in format LEF (library exchange format)
- Few next stages are made in SoC Encounter, namely: placement of analog blocks, placement of digital part, routing of power supply buses, routing of signal wires



Smart pressure sensor readout ASIC



Customer – Rosatom

Design duration – 8 months of 2010

Chip planning in SoC Encounter (Cadence)

Instrumentation amplifier



Smart sensor ASIC layout



SiGe 0.35 µm BiCMOS of AMS

Test bench: circuit and board



X1-1

χ4

14-bit DAC





ASIC for Nucleon project*

- Large dynamic range (100pC), consumption 2mW/ch, 32 chs. Prototyped in 2005-2009 and reproduced in 2012 •
- •
- AMIS 0.35 um CMOS process •
- 6 respins:
- Analog, 16 CSAs (включен в отчет Europractice 2005г.) Feb 2005 1)
- Mixed-signal, 4+2(Tect.) CSA+SH+T&H+MUX+Driver Sept 2006 2)
- Mixed-signal, 4+2(tect.)CSA+SH+T&H+MUX+Driver Feb 2007 3)
- Mixed-signal, 32+2 (Tect.) CSA+SH+T&H+MUX+Driver Apr 2007 4)
- Mixed-signal, 32+2 (тест.) (включен в отчет Europractice 2009г.) CSA+SH+T&H+MUX+Driver Sept 2009 5)
- Мелкосерийное производство. Mixed-signal, 32+2 (тест.) CSA+SH+T&H+MUX+Driver Apr 2012 6)
- Late 2014 ASIC has been launched from Baikonur to the Space

* ROSCOSMOS project (to be presented by A. Voronin)

ASIC Structure



Analog Storage + Analog Multiplex

bufferless → deadtime
 long readout time

Storage (T&H or PD)

Preamps + Shapers



Scope diagrams



CSA structure





CSA tail adjustment





Typical waveforms

Output current driver

Some relevant references

- International technology roadmap for semiconductors , 2009 Executive summary <u>http://www.itrs.net/Links/2009ITRS/2009Chapters_2009Tables/2009_ExecSum.p</u> <u>df</u>
- 2. H. Spieler, Electronics and Signal Processing //XI ICFA School on Instrumentation in Particle Physics, Bariloche, Argentina , 2010 <u>www-physics.lbl.gov/~spieler</u>
- 3. A.Marchioro, Can HEP Afford Private MPW Runs in the Future? // Proc. 5th international meeting on Front End Electronics for High Energy, Nuclear, Medical, and Space Applications, Colorado, 2003 <u>http://www-ppd.fnal.gov/EEDOffice-</u>w/conferences/FEE_2003/FEE2003talks/E4_Marchioro.pdf
- 4. Europractice annual report 2014. <u>www.europractice-ic.com/docs/Annual_report_2014.pdf</u>
- R. Lacoe, Improving Integrated Circuit Performance Through the Application of Hardness-by-Design Methodology IEEE Transaction on Nuclear science, v. 55, N4, 2008, p.1903-1925
- K.Roy, B.Jung, A.Raghunathan, Integrated systems in the more-than-Moore Era: Designing lowcost energy efficient systems using heterogeneous components/ 23rd International Conference on VLSI Design, 2010

Some relevant references (II)

- 7. Marchioro A Microelectronics for Instrumentation in Physics 2012 Proc. All-Russian Workshop on Electronics at MEPhI
- 8. Snoeys W Microelectronics for Instrumentation in Physics 2013 Proc. All-Russian Workshop on Electronics at MEPhI
- 9. Haller G et al. 2013 <u>arXiv: 1307.3241</u>
 10. RD Collaboration Proposal 2013 CERN-LHCC-2013-008 / LHCC-P-006
 11. Marchioro A 2015 *Proc. of <u>TWEPP-2015</u>*12. INTEL 2012 Moore's Law: Fun Facts
 <u>http://www.intel.ru/content/www/ru/ru/history/history-moores-law-fun-facts-factsheet.html</u>
 13. White M and Bernstein J B 2008 JPL Publication 08-5,
- https://nepp.nasa.gov/files/16365/08_102_4_%20JPL_White.pdf

Conclusions

The future of particle physics ans astrophysics instrumentation is tightly bound with a wide usage of **ASICs** due to the new challenge in integration scale

The solution of **system** (architectural, structural) problems will demand substantially higher efforts. Actually there is the question of creating not separate components, but whole systems on chip (**SoC**)

Almost all new chips have a mixed-signal character

Nowadays the design is based on microelectronic CADs and the adapted **Design Kits** of the chosen manufacturer

Reduction of timelines for design, extension of reusable IP block libraries, new level of **system tests** for readout electronics – all of that requires the usage of advanced CAD in distributed fast networks of powerful computing clusters 57

Conclusions (2)

The **"Rad-hard by design"** approach for commercial CMOS technology is considered to be the best way of providing an **acceptable** rad-hardness by circuital and layout techniques.

For rad-hardness and temperature stability of the chips it is important to refine the existing libraries and design routes

Long term planning becomes an extremely important factor, especially taking into account the "life time" of both the chosen technology and the design staff

The necessity of a wider collaboration between the design centers and research institutions, sharing the process of preparing human resources and the cost of using expensive CAD



Thanks for your attention



ICPPA-2015, 5-10 Oct 2015, Moscow

Back ups Technological level in Russia

Technological level in Russia THE FEDERAL TARGET PROGRAM "DEVELOPMENT OF ELECTRONIC COMPONENT BASIS AND RADIOELECTRONICS" FOR 2008 - 2015

Approved by the Government on November, 26th, 2007, decree N 809

2 main target indicators:

- The **technological level** of modern electronic component basis is estimated, basing on the one of microelectronic products, mastered in manufacture

2008 → 0.18 µm

2011 → 0.09 µm

2015 → 0.045 µm

- There should be created 64 chip design centers in Russia

Important current tasks for Russia:

 A new Federal program on developing a chip design center network, comprising up to 150 centers, has been approved

Creation of an advanced national photomask center