

The time synchronization of the ALICE Fast Interaction **Trigger detector**

Finogeev D. on behalf of the ALICE collaboration Institute for Nuclear Research of the Russian Academy of Sciences, Moscow, Russia.





etector	z [mm]	$\eta_{ m min}$	$\eta_{ m max}$
DD-A	16960	4.8	6.3
ТО-А	3346	3.5	4.9
VO	3208	2.2	5.1
Т0-С	-843	-3.3	-2.1
DD-C	-19566	-7.0	-4.9

Figure 1. Layout of the FIT detector: FT0, FV0, FDD subsystem. FT0-A, FV0, FDD-A and FT0-C, FDD-C are placed at opposite sides (A-side, C-side) of the interaction point (IP). Distances between subsystems and IP with corresponding pseudorapidity are presented in table [1].

photosensors (MCP), send data to Common Readout Unit (CRU) [2] via GBT (GigaBit Transceiver) [3] and send pre-trigger data (charge sum and mean time) to Trigger and Clock Module (TCM) via HDMI cables. TCM module generates triggers with low-latency, and also sends data to CRU via GBT. TCM distribute reference clocks sourced from LHC HQ lock to PMs via HDMI. TCM is controlled via ethernet link and provide control of PMs via HDMI SPI (Serial Peripheral Interface) link [4, 5].





Figure 3 demonstrates the concept of event ID synchronization in the FIT FEE with the ALICE DAQ. On the scheme particle colliding happens at BC ID = 100. Due to distance between detector and interaction point and FEE tracts delays, FPGA latches data for hits delayed approximately by 200 ns or hits with BC ID = 92. At the same time CTP emits BC ID = 100, but due to cable delay ~2100 ns the FIT FEE receives from CTP the older BC ID = 16. Received BC ID from CTP is corrected with "BCID delay" value (2100ns - 200ns)/25 ns = 76BCs for delay compensation. The correction value is measured during calibration procedure with an LHC beam for each PM/TCM unit independently. The corrected BC ID is coupled with measured hit data. After assignment timestamp to measured hit, calculation and data propagation delays makes no difference.

40MHz FIT clock A

ALICE

Figure 4 demonstrates the FIT FEE and readout clock distribution from the time synchronization point of view. The LHC HQ clock received from LHC Machine Interface via optical link is used as reference for clock generator Si5338 at TCM. Si5338 generates 40 MHz clocks for A and C FEE sides with controlled phase shift. Clock phase adjustment for A and C FEE sides allows to put signals to the middle of the ADC strobe and CFD gate, tuning mean time per side to zero. Generated clocks fanned out with ADCLK854 buffers and transmitted to PMs via HDMI cables in LVDS format. The clock is used as reference in PM for generation of 40 MHz "A/C clock" with 200 MHz TDC clocks in cdce62005 generator. The 320 MHz clock "CLK320" generated in FPGA PLL (phase-locked loop) and aligned to "A/C clock" is used for data processing in FPGA.



Figure 5. Using LHC HQ clock as source for FIT FEE allows to minimize phase drift between interaction time and event time measurements. FIT FEE receives event timestamps via GBT link by "GBT-RX" clock is



synchronously but shifted to LHC HQ clock. Coupling timestamp to measured event needs moving data from "GBT-RX" to "A/C clock" domain with fixed latency. 320 MHz clock "CLK320" used for phase measurements between "GBT-RX" and "A/C clock" 40 MHz. Phase measurements allow latching GBT data with "CLK320" clock in the middle of the "GBT-RX" clock cycle excluding metastability state and data distortion even in the case of phase drift. GBT data by "CLK320" latched with 40 MHz "A/C clock" at fixed value of the phase counter "phase_sync". Transition of measured phase value through "phase_sync" value causes BC ID jump. <u>Top</u>: Signals diagram in the case of GBT data latency instability. GBT data transition from "GBT-TX" clock to "CLK320" (blue arrow) and from "CLK320" to "A/C clock" (red arrow) happens in the same clock cycle. The first transition follows the "GBT-RX" clock phase (dashed yellow arrow) and the second is tied to fixed phase "phase_sync" value. Jump of phase value by one affect to GBT data latency. **<u>Bottom</u>**: shifting of "phase_sync" value per π , that prevents BC ID jump with phase transition through "phase_sync" value. Shifting of "phase_sync" is applied to all PMs per single side in case the "A/C clock" edge concurs with the "GBT-RX" clock edge.

Figure 6. One of the important purpose of FT0 detector is to deliver high precision collision time for Time-Of-Flight detector. Mean FT0 collision time affected by season clock shift, time alignment is presented on the picture for all run periods LHC in Run 3 (May - Nov): side A – violet, top; side C – bottom, green. Time alignment deviation does not exceed 200ps during operation period before calibration. Online time offset calibration allow to correct time spectra position for each channel. Time alignment deviation does not exceed 20ps after calibration and is presented on the picture: side A – red, top; side C – bottom, purple.

1/2022 1/

[1] ALICE Collaboration, Maciej Slupecki, Status of the Fast Interaction Trigger for ALICE Upgrade, PoS ICHEP2020 (2021) 779. [2] F. Costa et al., The detector read-out in ALICE during Run 3 and 4, J. Phys. Conf. Ser. 898 (2017) 032011. [3] M. Barros Marin, Sophie Baron, S.S. Feger, P. Leitao, E.S. Lupu, C. Soos, P. Vichoudis, K. Wyllie, The GBT-FPGA core: features and challenges, JINST 10 (2015) 03, C03021. [4] ALICE Collaboration, D. Finogeev, Readout system of the ALICE Fast Interaction Trigger, JINST 15 (2020) 09, C09005 [5] ALICE Collaboration, D.A. Finogeev, Fully integrated digital readout for the new Fast Interaction Trigger for the ALICE upgrade, Nucl.Instrum. Meth. A 952 (2020) 161920.