

## Development and tests of the 100 ps FPGA-based TDC readout board for high granular time-of-flight neutron detector at BM@N experiment.

<u>**D.** Finogeev</u>, F. Guber, N. Karpushkin, Izvetnyy, S. Musin, D. Serebryakov INR RAS, Moscow

Acknowledgements:

This work was carried out at the Institute for Nuclear Research, Russian Academy of Sciences, and supported by the Russian Scientific Foundation grant  $N_{22}$ -12-00132.

#### Outline

- HGND readout topology
- 100ps FPGA based TDC
- Status of the FPGA firmware development
- Status of the readout board development
- Status of the DCS & readout software architecture

## Detector arrangement

- Detector for highenergy neutron flow measurement
- ToF method with TO as the "start" signal source
- 7m measurement distance
- Detector is split into 2 "blocks" for improved acceptance



# Detector "block"

- Each block consists of:
  - A VETO-layer
  - 8 Cu absorbers
  - 8 sensitive layers
    - 11x11 grid of scintillations each
- Assembly is light-tight and aircooled
- Framing is built with light-weight Al profiles



## FEE & readout architecture

- 16 layers with scintillation matrix 11X11 ٠
- 16 LED boards .
- 32 FEE boards ٠
- 8 Readout boards ٠
- 3 FPGA per board
- 84 channels per FPGA
- 2000 channels in total .



PCIe connector

### Readout & trigger

- *100 ps* TDC is implemented in Kintex 7 FPGA, 84 channels per FPGA chip (2000 total)
- *White Rabbit* (WR) is used for event's time synchronization (8 links total):
  - $\circ~$  TDCs use clock sourced from WR synchronous to whole BM@N
  - WR timestamps are assigned to measured events
- Ethernet UDP protocol (*IPbus* [1]) is used for data forwarding and board control
- Local network connect readout boards (8 ethernet links) with FLP
- The maximum HGND channel load is 3 kHz. The event size is 7x16 bits. The upper limit per link is not exceed *100 Mbit/s*. *The continuous readout* is implemented without busy signal.
- The trigger is processed on FLP site:
  - Trigger signal is connected to TDC channel and digitized with WR timestamp in FPGA
  - Message trigger accompanied by a timestamp is transmitted to FLP for event selection

#### TDC Time Over Threshold (TOT)



- The threshold is tunable around 20 mV
- Signals length range is 20 60 ns
- Signals less than 6.4 ns are rejected for noise reduction
- Dead time is tunable in range 30 200 ns for comparator jitter filtering
- Minimum TOT time and dead time available in FPGA TDC are 3.2 ns

hTotQDC\_sample\_101\_pfx qdc [V\*ns] 13427 Entries Mean 39.58 Mean y 9.058 20 Std Dev 6.279 Std Dev y 5.191  $\chi^2$  / ndf 2.664e+05 / 68 0 Prob 15 offset  $0\pm0.0$  $0.05\pm0.00$ p  $4.411 \pm 0.000$ tau 10 RC  $8.8 \pm 0.0$ 10 20 30 80 90 100 0 50 60 70 ToT [ns]

- TOT amplitude resolution is in range 14 22%
- Is used for time slewing correction

[2] N. Karpushkin, D. Finogeev, F. Guber, D. Lyapin, A. Makhnev et al., Analytical description of the time-over-threshold method based on time properties of plastic scintillators equipped with silicon photomultipliers, DOI: 10.1016/j.nima.2024.169739



# HGND readout v2 prototype (39 channels)

based on the Kintex 7 evaluation board (KC705)



## The FPGA TDC time scan results



Four TDC lines and the resulting time dependence on the pulse time shift are shown. Pulses are generated by FPGA MMCM synchronously to the TDC clock with a phase step of 12.9ps. The single scan pass was taken with a digital FPGA logic analyzer.



The TDC time dependence on pulse time shift. Pulses are generated by FPGA MMCM synchronous to TDC clock, and the time step is 12.9 ps. Data was taken with PC readout, 1000 events per single time shift step.

### The FPGA TDC test results

#### PROTO\_V2

TDC bins with for all 39 channels: mean value, RMS, equivalent LSB precision. Calculated with synchronous scan





<sup>[4]</sup> N. Lusardi et al., "Quantization noise in non-homogeneous calibration table of a tcd implemented in fpga," DOI:10.1109/NSSMIC.2014.7431149

**PROTO\_V2** TDC bins precision measured with pulse length 101.2ns



The time resolution of the scintillation cell is 130 ps

#### HGND White Rabbit synchronization



HGND WR test setup at INR (Moscow) with provided WR switch

WR PTP Core Sync Monitor w Esc = exit	rpc-v4.2-1	.9-g54d3	3079			
TAI Time:	Thu, Oct	3, 2024	4, 10	9:55:12		
Link status: wru1: Link up (RX: 106, Mode: WR Slave Locked Ca	TX: 45) IF librated	2v4: 192	2.168	3.1.5 (s	static a	assignment)
PTP status: slave						
Synchronization status: Servo state: Phase tracking: Aux clock 0 status:	TRACK_PHA ON enabled	ISE				
Timing parameters: Round-trip time (mu): Master-slave delay: Master PHY delays: Slave PHY delays: Total link asymmetry: Cable rtt delay: Clock offset: Phase setpoint: Skew: Update counter: wrc#	ТХ: ТХ:	910354 442861 220857 0 24632 443950 4 10358 1 13	ps ps, ps, ps ps ps ps ps	RX: RX:	245547 0	ps ps

HGND WR node monitor

#### **PRELIMINARILY:**

Clock sync jitter ~35ps (measure on FPGA output buffers)



#### WR synchronization works:

- ✓ WR switch connected
- ✓ The issue reason was wrong FIFO instance file version (for Virtex 6)
- □ WR design update to the latest v5.0 (optional)

#### HGND readout & DCS readout test setup



- The backend is a C++ server running on a DCS computer in the same network with detectors providing write/read operations to the detectors via an IPBus connection to the control and data acquisition board.
- Frontend is the web interface accessed via websocket.
- The interface can be run either on the DCS computer or on the operator's computer, provided that the port is available.

#### Performed tests:

- ✓ 400 Mbit/s data readout per board (100 Mbit is required)
- ✓ 800 Mbit/s readout rate with 2 boards was achieved (is the estimated rate for HGND with 8 links)
- ✓ Data sorting by trigger selection with two links readout: data rate 2.6 MHz (10 kHz/channel), trigger rate 10kHz.
- ✓ Data flow (soft emu) & DCS commands test on BM@N FLP
- ✓ Ready for first cosmic runs

#### Conclusions

- Status of the HGND readout development:
  - ✓ Basic TDC tests was performed with 33 channels prototype
  - $\checkmark$  The White Rabbit synchronization works
  - ✓ Readout & DCS software is ready (basic)
  - Continue tests with prototype v2 (cosmic and beam tests with matrix, TDC development)
  - ➢ Working on the FPGA firmware: TDC revision
  - > Working on the design of the full scale readout board: board routing
  - Software debugging and updates

# Thank you for your attention!

#### BACKUP

#### White Rabbit timestamp synchronization with FPGA TDC



#### The threading scheme of a C++ backend



18

